Abstract-This paper describes the concept, design, construction, and experimental investigation of a 40-kVA inverter with silicon carbide junction field-effect transistors (JFETs). The inverter was designed to reach an efficiency exceeding 99.5%. The size of the heat sink is significantly reduced in comparison to silicon insulated-gate bipolar transistor designs, and the high efficiency makes it possible to use free-convection cooling. This could potentially increase reliability compared with solutions with fans. A very low conduction loss has been achieved by parallel connecting ten 85-mΩ normally-ON JFETs in each switch position. A special gate-drive solution was applied, forcing the transistors to switch very fast (approximately 10 kV/μs), resulting in very low switching losses. As output power is almost equal to input power, special effort was done to precisely determine the amount of semiconductor power losses via comparative thermal measurements. A detailed analysis of the measurements shows that the efficiency of the inverter is close to 99.7% at 40 kVA.
During the last decade, SiC power devices have gained large interest in the power semiconductor field due to their superior performance compared with the state-of-the-art silicon (Si) counterparts. This was enabled not only due to the dramatic improvement in the SiC material but also due to excellent research and development efforts that have been made both on the design and the fabrication of SiC power devices. Today, SiC devices have reached a degree of maturity where they could be considered as an alternative to Si power devices and be employed even in commercial power electronic converters. Such applications could be photovoltaic inverters [10] , [11] , converters for hybrid electric cars [12] [13] [14] [15] [16] , and, in the future, highpower applications (e.g., high-voltage dc transmission systems) [17] . In a longer perspective, standard industrial drives could be equipped with SiC-based power converters in cases where the requirements on efficiency, compactness, or temperature are particularly challenging. However, the cost and the low current and voltage ratings constitute two factors that limit the range of the targeted applications of SiC devices. The cost, on the one hand, monotonically reduces due to improvements in the quality of the SiC material and increased yields. Higher current ratings, on the other hand, can be reached by parallel connection of discrete SiC devices [18] , [19] or by parallel connection of chips in a multichip module [20] , [21] .
Currently, three types of SiC power transistors have been released, i.e., the SiC junction field-effect transistor (JFET), the bipolar junction transistor (BJT), and the metal-oxide-semiconductor field-effect transistor (MOSFET). Due to their early development stage, almost all of them suffer from various issues that must be solved to come up with reliable and robust SiC converters. The normally-ON problem for (the best) SiC JFETs [22] , the low current gains for SiC BJTs [23] , and the stability of the oxide layer of the SiC MOSFET [24] count as such problems.
Regardless of the type of the SiC device and looking from a systems perspective, there are basically three possible design directions when SiC devices are employed, i.e., high switching frequency, high temperature, and high efficiency. An attempt to illustrate how the design can be optimized is shown in Fig. 1 . Each of these directions can be followed based on the design requirements, and a number of interesting examples can be found in the literature [9] [10] [11] [12] , [25] [26] [27] . Doubtless, the high efficiency direction is also available with, for instance, superjunction Si MOSFETs, but more chip area (or parallel-connected devices) is required. This paper presents design steps toward a 40-kVA three-phase SiC inverter (3 × 400 V output) for low-voltage applications. Ten parallel-connected normally-ON SiC JFETs in each switch position are employed. The design goal for this inverter deals with high efficiency (> 99.5%), and thus, minimization of power losses is necessary.
The efficiency target dictates that the total losses of the 40-kVA inverter should be lower than 200 W. Due to the remarkably low loss value, the need for cooling equipment is exceptionally low. Without any deeper analysis, it is likely that natural-convection cooling without a fan is fully sufficient. Thus, the reduced size of the cooling system is not the only benefit with the proposed design; other benefits include remarkably low levels of acoustic noise and, potentially, increased reliability due to the elimination of the fan.
In Section II, preliminary design considerations for the 40-kVA three-phase SiC inverter are presented. Section III shows the gate driver design, which is a vital part of the inverter to reach as low switching losses as possible. The construction steps of the inverter are summarized in Section IV, whereas Section V presents experimental results. Both electrical and thermal measurements are presented in this section. Finally, a discussion of the results and a short conclusion are given in Sections VI and VII, respectively.
II. DESIGN PROCESS
As already mentioned, there are three possible design directions when SiC devices are employed in a power electronic converter. This can be illustrated by means of an efficiency/frequency/temperature triangle, as can be seen in Fig. 1 , which shows all possible cases placed in different areas. Note that each design direction for SiC devices leads to an increase in inverter compactness, i.e., less voluminous passive elements or a smaller heat sink. Besides the solution with an integrated sinus filter [36] , high frequencies are usually not necessary for inverters as, for instance, the inductance of an electric motor is sufficiently large to filter the current, already at moderate frequencies. High temperatures and high efficiencies are, however, often sought. Among these two alternatives, the high-efficiency approach is the most straightforward choice since no special packaging technology is necessary. Additionally, there are no special high-temperature requirements for auxiliary components such as capacitors and logic circuits. These are the reasons why the high-efficiency approach was chosen for the present three-phase inverter.
To reach high efficiency, it is necessary to study ON-state, switching, and driver losses and optimize them. The project goal was to achieve an efficiency exceeding 99.5% of the 40-kVA three-phase inverter [see Fig. 2 (a)] using available SiC devices. Calculations for the output current and voltages have been performed assuming a rated power of 40 kVA. It is shown that the expected phase current is equal to 58-A RMS (82-A peak) at the rated power when a typical output voltage of 400-V RMS is considered. Since none of the currently available SiC transistors (first months of 2011) were capable of conducting such high currents, the only solution was to parallel connect several of them. Thus, higher current capability could be achieved, and at the same time, ON-state power losses could be reduced. A study has been conducted to find the optimal solution and to determine the type and the required number of parallel-connected devices that satisfy the expectation of low ON-state power losses.
Basically, the conclusion is that all types of available SiC devices show a positive temperature coefficient and parallel connection is possible [18] , [19] . Then, with the use of suitable gate drivers, similar switching speeds could be reached for all transistors [28] [29] [30] [31] [32] . More specifically, both normally-OFF JFETs and BJTs require more driving power, whereas MOSFETs suffer from oxide layer and transconductance problems [24] , [33] . In spite of the normally-ON characteristics, which is often recognized as the major drawback, SiC JFETs from Semisouth Laboratories Inc. (SJDP120R085, 85 mΩ at 25
• C, 1200 V) were finally chosen for this project. The main reasons supporting this choice are as follows:
• low ON-state resistance with the lowest dependence on temperature rise among different SiC JFET designs; • experience with drive units and parallel connection of these transistors; • reasonable price and availability of the required number of devices in a short time; • possibility to use the JFET as an antiparallel diode when the current is negative (lower voltage drop than a Schottky diode). Although the normally-ON nature might be a drawback for many power electronics applications, there are a few solutions to this problem, which have been recently proposed. The majority of these solutions to the normally-ON problem deals with clearing the short-circuit current when the JFETs are subjected to the dc-link voltage, but the power to the gate during the steady-state operation is externally supplied [22] , [37] [38] [39] [40] [41] [42] . A complete circuit solution to the normally-ON problem of the SiC JFETs is shown in [43] . In this case, the proposed circuit is able to clear the short-circuit current within a few tens of microseconds on the one hand, whereas on the other hand, it utilizes the blocking voltage of the JFETs to continuously supply the steady-state voltage to the gate-drive circuit.
The ON-state losses are decreasing when the number of parallel-connected devices and the total chip area is increasing [see Fig. 3(b) ]. The distribution of the switching losses among the parallel-connected discrete JFETs is a nontrivial issue, which has been discussed more in [19] . In fact, they are expected to be increased due to the parallel connection of the device capacitance values and the parasitic inductances of the inverter layout. On the other hand, both problems may be minimized with suitable gate driver and power circuit designs, and thus, the negative impact on switching losses can be reduced. Finally, with a high number of parallel-connected JFETs, the driver design becomes more complicated, and the associated driver power is also increased.
It was, therefore, decided to employ ten parallel-connected normally-ON SiC JFETs in each switch position of the inverter [see Fig. 2(b) ]. In this case, good agreement between low ON-state losses and system complexity is reached. The ON-state resistance per switch position is slightly higher than 10 mΩ, as can be seen from the characteristics in Fig. 3 . The total chip size of the single device is 4.5 mm 2 , which gives a total of 45 mm 2 in each switch position [34] . Hence, the current density is equal to 180 A/cm 2 (peak). As normally-ON JFETs offer reverse conduction capability, it was also decided to apply only a single 30-A SiC Schottky diode (SDP30S120, Semisouth Laboratories Inc.) [see Fig. 2(b) ]. Due to the remarkably low ON-state resistance of the ten parallel-connected JFETs, the voltage drop across the transistors (∼0.8 V at nominal current) is lower than the threshold voltage (0.85 V) of the SiC Schottky diode. Thus, this diode is only operating during short blanking-time periods (fixed to 250 ns). This means that the power losses of the inverter are not influenced by the power factor of the load-a fact which will be utilized later for the determination of losses. In addition, both good switching features and low switching frequency (10 kHz) lead to very low switching losses in the SiC Schottky diodes. The overall power losses of the six diodes were assumed to be negligible, and in the preliminary loss calculation, only 60 transistors were taken into account.
Assuming conduction of the JFETs in both directions (resistor-type switch) and an ON-state resistance of approximately 10 mΩ per switch position, the conduction power loss is slightly above 100 W. With this value of conduction losses, an efficiency above 99.5% should be reachable considering the actual junction-to-case thermal resistance and provided that the heat sink is chosen with care. The data presented in Fig. 3 suggest that junction temperature T j should be lower than 75
• C. An increase in the junction temperature would lead to a considerable increase in ON-state power losses (180 W at T j > 125
• C), and the design criterion of 200 W total losses could not be fulfilled. All in all, besides an increased chip area, the junction temperature must be comparably low to obtain an efficiency exceeding 99.5%, particularly when an additional loss contribution, the switching losses, must be taken into account.
The switching process of the ten JFETs connected in parallel is a very complicated issue since the devices are in discrete packages [18] , [19] . For simplicity, the switching losses were calculated using the same method as for single-transistor switching with a voltage slope of 10 kV/μs. The estimated switching losses are approximately 38 W for nominal conditions (700 V, 82 A, 10 kHz). The accuracy of the predicted switching losses is not the most important aspect in the design process since the ON-state losses are expected to be the dominant loss contribution (∼70%). With the switching speeds used, 10 kHz can actually be considered to be a comparably low switching frequency. Another remark regarding losses is that total losses in the range of 140 W refer to 23.3 W per switch position, which implies only 2.33 W per transistor (0.5 W/mm 2 ). This number is obviously valid when symmetrical current sharing is achieved by good thermal coupling between parallel-connected devices. Furthermore, less than 1 W per transistor of switching losses is expected. This reduces the significance of the uniform switching problem. Even if a single or a small group of the transistors take the majority of the switching losses, the risk of thermal runaway is negligible as the maximum power dissipation is merely 114 W. A more realistic scenario is a slight increase in junction temperature and ON-state resistance over the average value among the transistors, which, in turn, results in lower conduction losses.
Usually, SiC transistors are recognized as extremely expensive, but dramatic cost reduction during the last years has changed this picture. The total cost for the semiconductors (diodes and transistors) was approximately 1.5 kUSD (37.5 USD/kW). According to the recommendations of the manufacturer, the current rating of the applied transistors is 27 A at 25
• C or 17 A at 100
• C, and only four devices in parallel would be enough to carry nominal current. Obviously, this would cut device cost by almost half (the cost for the SiC diodes would remain the same) but rise conduction losses by at least 2.5 times. Thus, the additional cost for reaching the very high efficiency with the increase in the transistor chip size is approximately 17.5 USD/kW.
The final step in the design process was the selection of a suitable heat sink with respect to the expected power losses as well as the high number of discrete devices. The heat sink that fulfills the aforementioned requirements for the room temperature is of the type 165AB (size 300 × 300 × 40 mm, R TH = 0.22
• C/W).
III. GATE DRIVE UNITS
Driving ten parallel JFETs is a challenging task. It is not a trivial issue to obtain uniform switching conditions, particularly if the devices are mounted in discrete TO-247 packages. In this project, extensive efforts have been made to ensure similar waveforms in all gate circuits of the ten parallel-connected transistors. First, a state-of-the-art gate-driver circuit for the normally-ON JFET has been employed [28] . This circuit can handle the spread in the pinchoff and breakdown voltages of the gates (from −19.5 V to −28 V), which is very important for achieving high-performance switching transitions. To limit this problem, the first attempt was to subdivide the devices into six groups with respect to transistor parameters. In consequence, each switch position consists of ten JFETs with the closest breakdown voltages of the gates-a parameter that is easily measurable.
The next step to achieve close to uniform switching transitions was to select an appropriate driver arrangement. Assuming that the devices should be mounted in a row together with the single SiC diode (the same TO-247 package), the driver board width should be at least 220 mm. The use of a common supply for all JFETs with a common source plate would result in undesirable currents between the board sections. Taking into account also the current rating of the driver components, as integrated circuits (ICs), speed-up capacitors, resistors, etc., finally, the solution with five subdrivers was chosen (see Fig. 4 ). The driver board was divided into five identical sections, i.e., subdrivers, driving two JFETs from each single supply V S (30 V) . The design of the printed circuit board (PCB) was optimized to obtain simultaneous turn ON/OFF of the diodes of HCPL2611 optocouplers driven by the control signal originating from a digital signal processor controller (TMS320F28335). Each JFET is served by a separate IC (IXDD614) and diode resistor capacitor network [19] . The final driver board (size 274 × 46 mm) can be seen alone in Fig. 4(a) and mounted on the devices in Fig. 5 . Note that the PCBs for the negative and positive switch positions were mirrored to mount throughhole parts on the outer side. The space between the boards is filled with dc capacitors to balance parasitic inductances of the copper busbars. The presented driver arrangement is only suitable for the discrete-device approach. However, a price for this is complexity and increased power consumption. In future designs for SiC modules, these two factors will be optimized. 
IV. CONSTRUCTION
One of the main design challenges of the SiC JFET inverter deals with the high number of power devices in TO-247 package, which need to be mounted on the heat sink. In total, 60 SiC JFETs and 6 SiC Schottky diodes, i.e., 11 devices in each switch position, are required. This approach is far away from optimal for this power range due to parasitic inductances and capacitance values influencing the switching process. The assembly of such a structure was found to be quite difficult. Doubtless, the best solution would be a power module as in [20] and [21] . However, the decisive advantage of the discrete approach in this project was the availability of the devices in short time and at a quite reasonable cost. Another positive aspect that can be mentioned is the more uniform heat spread than in the power module, where the heat source is more concentrated
The applied heat sink was chosen to meet the requirements of thermal resistance and power dissipation (R TH = 0.22
• C/W, 200 W). An important aspect was also the size of the mounting surface, enabling placement of all 66 devices on the front side. The 30-mm-long fins situated on the backside of the inverter were thought to be vertically situated, improving natural convection of the heat. However, even if the data of the heat sink show that it is capable of dissipating more than the expected 140 W, it must be also kept in mind that the junction temperature rise should be kept lower than 50
• C. This is particularly important since the partly quadratic temperature dependence shown in Fig. 3 might cause a problem with thermal runaway for higher temperature rises.
The switch position arrangement with eleven devices in a vertical row was chosen (see Figs. 5 and 6) from many possible solutions. The PCBs of the gate drivers are, therefore, also vertically placed and directly soldered to the appropriate transistor legs. Between the rows of the devices representing the upper and lower switches of the actual phase, a three-layer busbar was applied. The copper sheets (1 mm) are separated from the heat sink and each other with an insulation material. Moreover, the cross section of the busbar was adjusted to improve the soldering process of the JFET legs. The overall shape of the busbar resembles a rotated capital letter E, where the threephase outputs are on the top, and two dc inputs are on the bottom (see Figs. 5 and 6) .
In between each pair of opposite devices, an MKP capacitor is connected to improve the switching properties. The design was aimed to be very compact, and as a result, the busbar width matches the width of the capacitors (apart from the copper area requirements). The distributed capacitors in the threephase legs are also supported by six main dc capacitors, i.e., 3 × 20 μF installed close to the dc inputs, and 3 × 10 μF placed on the top. In total, dc capacitance is equal to 190 μF, which is a reasonable value when the inverter is loaded with RL or pure inductive loads and operating at a switching frequency of 10 kHz. Actually, much lower values are possible in cases where no power feedback from the load is anticipated [35] .
The heat sink assembly, including power semiconductors, drivers, and dc capacitors, is mounted inside the aluminum housing, as shown in Fig. 6 . The front is covered with a transparent plastic cover, whereas the fins of the heat sink on the back are uncovered to permit free convection. Finally, the dimensions of the power circuit of the inverter, including the gate-driver boards, are 300 × 370 × 100 mm (volume 11.6 dm 3 ). With respect to the nominal power of 40 kVA, a power density of approximately 3.6 kW/dm 3 is obtained for the power circuit. There is no doubt that much higher power densities can be reached when SiC devices are packaged in a module [16] , [44] , [45] .
V. EXPERIMENTAL VERIFICATION
The experimental verification of the 40-kVA SiC inverter was subdivided into two steps. First, the system was tested with reduced values of the input voltage and output current, and all key quantities were observed to verify proper operation of the inverter. Measurements were conducted without any special protection against the normally-ON characteristics of the JFETs because this issue was investigated as a separate part of the project. At this stage, the inverter was loaded with an RL load, and input and output power were measured with an advanced power meter (see schematic in Fig. 7) while power was increased in small steps. At approximately half the nominal power, the authors realized that accuracy of the electrical measurements was not sufficient to determine power losses in the range of 100-200 W. In the second step, therefore, an electrothermal method was developed and applied to verify the remarkably low losses of the tested inverter. To limit the dissipated power in the laboratory, this part of the tests was performed with an inductive load. 
A. Test With Inductive-Resistive Load up to 50% of Nominal Power
Experiments have been performed on the three-phase SiC inverter using a setup shown in Fig. 7 . The inverter was supplied from regulated direct voltage supply up to 700 V (dc generator) with special attention to precise power measurement of the input power. The load was composed of three 1-mH air-cored inductors and adjustable power resistors. Current/ voltage/power measurements were performed by means of a Yokogawa WT-3000 power meter. Steady-state operation of the inverter at 50% of the nominal load and at a switching frequency of 10 kHz is illustrated in Fig. 8 . The waveforms show a typical pulsewidth modulation (PWM) output voltage and symmetrical output currents when the inverter feeds the RL load and operates with an open-loop control. Power losses (see Table I ) were determined by subtracting the total output power from the input power. As the power meter was unable to measure the alternating output voltage with sufficient accuracy, the voltage measurement was applied only across adjustable resistors. Consequently, loss amount ΔP , as shown in Table I , besides semiconductor power losses, also contains all types of inductor losses. Then, the winding losses in the inductors P RL were calculated using the RMS value of the output current and dc resistance of the inductors. Aiming for high accuracy, the dc resistance was measured at adequate winding temperatures with high-current dc supply. Finally, from the obtained data, it is clear that the efficiency at 50% load is at least 99.47%. It must be underlined that magnetic losses (caused by eddy currents in any metallic elements of the laboratory floor and additional losses in the windings) of the air-cored inductors are also included in the total power loss value (106 W).
B. Electrothermal Measurements
Further improvements in the accuracy of the electrical measurement method were not realistic as they would require correct estimations of the magnetic losses of three air-cored inductors. Thus, the authors choose another possibility, i.e., a measurement method based on electrothermal properties of the inverter.
The basic assumption of the developed method is that semiconductor power losses, despite of the type, i.e., either switching or conduction losses, result in the same temperature increase of the heat sink. This means that the junction temperature, or just the heat sink temperature in steady state, could be used as a nonelectrical measurable quantity representing the magnitude of the power losses. Provided that a known reference case with a unique, precise, and reproducible relation between losses and temperature rise exists, the power losses occurring during inverter operation could be determined by comparison of the temperature rise in the reference case. Obviously, the characteristics of the average temperature of the heat sink T HAV as a function of heating power must be determined first. For maximum accuracy, the reference case was achieved by feeding direct current through all JFETs [see Fig. 9(a) ] and measuring the temperature of the backside surface of the heat sink [see Fig. 9(b) ], the direct current, and the voltage drop across the JFETs. This way, very accurate power measurements could be guaranteed at the same time as the loss distribution over the surface of the heat sink was the same as during normal operation. The total ON-state resistance seen from the dc input was less than 10 mΩ. Thus, a high-current low-voltage regulated supply was required to reach ohmic power losses in the range of 100-200 W. T HAV is easily observed as the back of the inverter is open, as shown in Figs. 5 and 6. From this point of view, power devices in discrete packages distributed among the heat sink surface can be recognized as an advantage (uniform heat distribution; see Fig. 10 ).
The 40-kVA SiC inverter model was characterized at various direct currents and power values, where a typical heat-up test took approximately 1.5 h. Thermal camera images were recorded [see example in Fig. 9(c) ] and analyzed every 5 min to ensure that steady-state conditions were established in each measurement cycle. Selected measurement data are collected in Table II , where most of the tests have been conducted for constant current. Because both the JFETs ON-state resistance and the conduction losses change with temperature (almost double at 150
• C compared with room temperature), the presented power value was averaged over a measurement period. Due to power variation, additional tests with constant power were also performed (the direct current was continuously adjusted). The main part of the losses is caused by conduction and strongly depends on temperature. The second most important part of the losses, which is caused by switching, is almost temperature independent. This is why neither the constant direct current nor the constant dc power test could provide exactly the same conditions of the heating-up process as those that occur during inverter operation. On the other hand, the main goal of the characterization was to find reasonable T HAV versus P dc characteristics in steady state, not to exactly reproduce the conditions of inverter operation. A comparative nature of the electrothermal method can be counted as an advantage when measurement errors are discussed. Most of the inaccuracies related to the heat sink temperature observation are canceled when special attention is paid to keeping the same conditions during the tests (e.g., distance between the camera and the heat sink, lighting level in the room, etc.). Therefore, two sources of the measurement error of the electrothermal method are left for further investigation. The first source is the error of the voltage and current measurements during direct current characterization tests [see Fig. 9(a) ]. The second source is related with the ambient temperature measurement. Finally, it may be stated that the worst case total measurement error is lower than 5%.
The first results from the electrothermal measurements were conducted at 50% of nominal power (the inverter was operating with an RL load, as shown in Fig. 8 ). The result was significantly higher than expected (compared with the electrical measurements) as the obtained efficiency was 99.75% (ΔT = 13
• C).
C. Pure-Inductive-Load Test
The final part of the measurements, with full-power inverter operation and recording of the heat sink temperature rise using a thermal camera, was conducted using only an inductive load (see Fig. 10 ). The reason for choosing this type of load was mainly to eliminate the great amount of heat dissipated at full load. During the single heat-up test (around 1.5 h), the ambient temperature in the laboratory was rising by 2
• C-3 • C. Consequently, the thermal measurements were already influenced at low power levels corresponding to the reference case. Tests with 40-kW power dissipation in the laboratory room would lead to much greater temperature rises and associated sources of errors in the measurements. Using only an inductive load, the power losses transferred into heat were reduced to an acceptable level, i.e., 1-2 kW. Therefore, the impact on the accuracy of the measurements was negligible. Due to reverse conduction of the SiC JFETs, ON-state power losses are independent on the power factor in contrast to IGBT inverters. That is why the behavior of the inverter operating at the rated direct voltage and alternating current with a pure inductive load is believed to be exactly the same as for any other type of load.
The schematic of the laboratory setup prepared for the pureinductive-load test is shown in Fig. 10(a) . The inverter was controlled with the use of standard space-vector PWM at a 10-kHz switching frequency and an adjustable fundamental frequency. By changing the fundamental frequency, different combinations of voltage and current and reactive output power could be obtained. Next, Fig. 11 illustrates experimental waveforms at the rated output power. In spite of the low number of PWM pulses per period (visible in the output voltage), load currents have almost sinusoidal waveforms. The main goal for running this test was to record the temperature of the heat sink in the steady-state case, as shown in Fig. 10(b) . During the described tests, the electrical measurements of input power and output current were conducted only as auxiliary variables, enabling detection of an emergency situation.
VI. DISCUSSION OF RESULTS
The goal of this project was to build and run the 40-kVA inverter with parallel-connected SiC JFETs with only naturalconvection cooling. From the initial design process, an efficiency exceeding 99.5% was expected. Thus, a significant part of the laboratory work was concentrated on developing methods for efficiency measurements to guarantee high accuracy.
The first sets of measurements were electrical measurements performed at half the rated power employing a resistiveinductive load. Power losses of 106 W and a corresponding efficiency of 94.47% were recorded. At this point, it should be kept in mind that this number also includes high-frequency winding losses and magnetic losses of the air-core inductors.
To achieve higher accuracy, a special electrothermal measurement method was developed. The first set of these measurements was conducted at 50% of the rated power and by employing an RL load. It was shown that the temperature rise of the heat sink corresponds to power losses of 50 W (efficiency of 99.75%). Finally, an electrothermal test was performed at the rated power and pure inductive load. A temperature rise of approximately 34
• C in the average temperature of the heat sink was observed, which corresponds to a dc power of 120 W (with an additional loss of 6 W in the worst case).
This number might be lower due to the contribution of the heat from the gate drivers in the average temperature rise of the heat sink. During normal operation at a 10-kHz switching frequency and when a typical space-vector PWM signal was provided to the gates, the drivers approximately consume 24 W. Another heat source was the dc supply (230 VAC/ 24 VDC) mounted on the left side of the housing. On the other hand, during direct current characterization, all JFETs were kept in the ON-state, the gate drivers were not switching, and their power consumption was quite low. This means that the influence of the additional heat sources was significantly lower in this case.
The amount of 24 W (measured at the input of common power supply, 4 W per switch position) is caused by the distributed PCB boards and the high number of subdrivers employed. However, an optimal design of the gate-driver circuits might result in lower power consumption. Finally, for this design, 24 W is added to the semiconductor power loss, resulting in total power losses of 144 W (or 150 W in the worst case).
There is no doubt that the electrothermal method of efficiency estimation might be affected by various measurement errors. The authors believe that the main source of errors is the measurement of dc power, whereas the measurement of heat sink temperature was conducted under exactly the same conditions without significant changes in the system configuration. Therefore, if any errors had appeared, they were canceled by the comparative nature of the method.
Finally, it is believed that the measurement error of the applied measurement method was lower than 5%, which is an extreme case. This means that even if the possible error is the worst one, efficiency, including driving power, is still above 99.5% or more likely close to 99.6%.
VII. CONCLUSION
In this paper, a 40-kVA three-phase SiC inverter having a remarkably high efficiency has been presented. The key to reaching such high efficiency values is a combination of parallel connection of SiC JFETs, using the JFET also as an antiparallel diode, and a high switching speed. The ON-state resistance of ten SiC JFETs operating in parallel for each switch position is close to 10 mΩ. Moreover, all devices switch fast.
The presented 40-kVA inverter is designed to work only with natural-convection cooling. Nevertheless, the size of the inverter is 11.6 dm 3 (power density of the power circuit ∼ 3.6 kW/dm 3 ). The total cost of the applied SiC devices is approximately 1.5 kUSD, which corresponds to 37.5 USD/kW, where 17.5 USD/kW can be distinguished as the additional cost to reach the very high efficiency. As SiC transistors are still not massively produced, the comparable 40-kVA inverter built with state-of-the-art Si IGBTs offers a much lower device cost. Depending on the IGBT module performance, the cost is approximately 4-6 USD/kW [46] .
Various electrical and thermal measurements have been performed at different power levels to verify low power losses. Most of the losses are caused by conduction of the SiC JFETs. The total losses were found to be 144 W at nominal conditions, of which 24 W is the power consumption of the gate drivers. Even if the maximum possible measurement error of 5% is assumed for the applied electrothermal method, the overall efficiency exceeds 99.5%. The semiconductor power losses of a comparable 40-kVA inverter built with state-of-the-art Si IGBTs having a switching frequency of 10 kHz are at least 430 W [47] . Finally, the total efficiency of the Si inverter is in the range of 98.5%.
